The majority of the pieces of the project were done together, planning things in person and meeting online using ZOOM. Due to scheduling conflicts, a few parts were divided equally, such as writing ...

This core implements the basic RV32I instruction set of the RISC-V architecture. Users can generate the core based on their FPGA, as Verilog is used for the design. The core follows a multicycle ...