This repository contains two implementations of a phase-locked loop (PLL) on a FPGA (field-programmable gate array). We use the Labview graphical programming environment to generate FPGA binary code ...
Abstract: This paper proposed a synchronous PWM method of parallel AC-DC converters. The parallel AC-DC converters of traction control system for high speed train require accurate PLL (Phase-Locked ...
Abstract: This paper proposes a new closed-loop synchronization algorithm, PLL (Phase-Locked Loop), for applications in power conditioner systems for single-phase networks. The structure presented is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback